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ABSTRACT 
A practical and accurate model for determining the 
threshold voltage of NMOS transistors which takes into 
account short-channel and narrow-width effects is needed 
as large scale integrated circuits become more dense. 
Four models are compared on the basis of how well they 
predict threshold voltage with varying biases for var- 
ious channel lengths and widths.  The four models are: 
(1) Hiroo Masuda, Masaaki Nakai, and Masaharu Kubo's 
model, (2) A variation of a curve-fitting model (CFSIM) 
presently implemented in SPICE, (3) A simplification of 
Toru Toyabe and Shojiro Asai's model, and (4) 
R. R. Troutman and A. G. Fortino's model. 
Forty different devices located on the same chip 
were probed.  Their coded channel lengths were 2.0, 2.25, 
2.5, 2.75, 3.0, 4.0, 5.0, 6.0, 7.0, and 8.0 microns in 
combination with coded widths of 2.0, 5.0, 10.0, and 
30.0 microns.  These coded dimensions yielded electrical 
channel lengths of 1.27, 1.50, 1.77, 2.00, 2.11, 3.34, 
4.33, 5.33, 6.53, and 7.53 microns and electrical channel 
widths of 1.97, 4.85, 9.37, and 29.46 microns.  For each 
device 25 threshold voltages were measured for 25 differ- 
ent combinations of biases.  The values of backgate bias 
used were -2.0, -3.75, -5.5, -7.25, and -9.0 volts in 
combination with drain-to-source voltages of 0.2, 1.0, 
- 1 - 
3.0, 5.0, and 7.0 volts. This range of biases is suffi- 
cient to describe the possible biases a transistor could 
undergo in the normal operation of 5V dynamic RAMs. 
For each device an n-parameter least squares fit 
is performed to determine the coefficients and RMS 
deviation of each model.  The accuracy of the predic- 
tion is dependent upon device geometry for the four 
models.  The Curve-Fitting Short-channel IGFET Model 
(the CFSIM model) shows the smallest RMS deviations 
for the forty devices and it does not suffer a loss 
of accuracy for the narrow long-channel devices as do 
the other models.  Therefore, this model will be used 
in SPICE. 
This work is not supported by government funds. 
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LIST OF SYMBOLS 
3    Gain of a device (A/V2) 
'a 
ox 
's 
2 Gam of a large square device (A/V ) 
C    Gate capacitance per unit area. 
-14 
e    Oxide dielectric constant = 3.9 x 8.85 x 10    F/cm. 
-14 
e„   Dielectric constant of silicon = 11.4 x 8.85 x 10 
F/cm. 
Inq Drain-to-source current. 
k Boltzmann's constant. 
L Coded channel length. 
L' Electrical channel length. 
NB Substrate doping. 
<j>p Fermi potential. 
\p Surface potential. 
q Electronic charge. 
T Temperature. 
t Gate oxide thickness, 
ox 
V, • Built-in voltage. 
V q Backgate-to-source voltage. 
V q Drain-to-source voltage. 
V„n Flatband voltage. 
V~q Gate-to-source voltage. 
V Threshold Voltage. 
W Coded channel width. 
W^ Electrical channel width. 
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I.  INTRODUCTION 
In order to design large scale integrated circuits 
there must exist an IV model which characterizes a 
transistor under all possible biases.  For example when 
operating in the triode region, the classical equation 
is : 
^S = e[(VGS " V VDS " 1/2 VDS2]      (1) 
and in the saturation region 
^S = ! (VGS " V2 (2) 
Then when the transistors are interconnected, the cur- 
rent and/or voltage level at any point in the circuit 
can be predicted through computer simulations.  Even 
though more complex expressions than are contained in 
equations (1) and (2) are required to describe the IV 
characteristics of a real MOS transistor, threshold 
voltage plays a key role in these formulations.  The 
accuracy with which the threshold voltage is modeled 
determines, especially near turn-on, the accuracy of 
the IV model.  Good accuracy of the threshold model 
also tends to minimize the complexity of the IV for- 
mulations.  This paper deals with the evaluation of 
various threshold models in order to find the most 
accurate one. _ 4 _ 
Knowledge of the threshold voltage is an aid 
when designing circuits.  In simple terms, it lets the 
designer know the "on-off" gate voltage of a transistor 
(i.e. the point below which the drain current is neg- 
ligible) .  This "on-off" point is a function of the 
process parameters, the device dimensions, and the 
bias conditions. 
There are many definitions of threshold voltage. 
Three commonly used are:  (A) In a plot of In„ versus 
V   for Vnq < Vr - V , extrapolating the point of 
maximum slope to zero current and then subtracting 
1/2 V  will yield a triode region threshold according 
to equation (1).  This threshold for enhancement mode 
devices corresponds to the gate voltage necessary to 
produce a surface potential equal to twice the Fermi 
potential.  (B)  When operating in the saturation 
region (i.e. V g > VQ - VT), a plot of /lDg versus 
V„„ supposedly yields a straight line according to 
equation (2).  Extrapolating this line to zero current 
yields the saturation region threshold.  This line is 
actually not straight, and, therefore, the determina- 
tion of the threshold voltage is not very accurate or 
reproducible in this region.  The reason for the 
deviation from a straight line fit is that equation (2) 
is the classical equation which does not take into 
account bulk charge and short-channel effects and, 
- 5 - 
hence, a two dimensional model should be used.  (C)  An- 
other alternative is to define the threshold voltage to 
be the gate voltage which produces a predetermined 
current level regardless of the back-gate bias and 
drain-to-source voltage.  This eliminates the need for 
distinguishing between triode region and saturation 
region thresholds and eliminates the ambiguity in deter- 
mining the latter. 
The computerized test set time needed to obtain 
the threshold voltage for a particular set of biases 
for a constant current level is approximately two seconds 
as opposed to about thirty seconds when the IV points 
have to be generated in order to extrapolate the thresh- 
old.  This time difference is significant if many V 
points have to be taken.  Hence, the gate voltage which 
produces a predetermined current level will be the 
definition of threshold voltage used in this paper. 
— 6  W The current level used is (.15 x 10  ) j-  amps.  The 
method to obtain the threshold voltage is described in 
the Investigational Procedure section. 
Several restrictions were placed upon the models 
to be considered.  They are as follows: 
(1) The threshold voltage must be a function of 
back-gate bias and drain-to-source voltage 
thereby taking into consideration short-channel 
effects. 
(2) The model should not use too much computer time. 
H. S. Lee's model was discarded for this reason. 
- 6 - 
(3)  It is desirable but not mandatory that the model 
have physical significance. 
Four models were chosen which met these specifications: 
(1) Hiroo Masuda, Masaaki Nakai, and Masaharu Kubo's 
model. 
(2) A variation of a curve-fitting model (CFSIM) pre- 
sently implemented in SPICE. 
(3) A simplification of Toru Toyabe and Shojiro Asai's 
model. 
(4) R. R. Troutman and A. G. Fortino's model. 
A brief description of each model will now be given. 
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II.  Masuda, Nakai, and Kubo's Model 
Masuda, Nakai, and Kubo studied the effect of 
threshold lowering due to an increase in drain-to-source 
voltage.  Using two-dimensional numerical analysis, they 
saw that the drain-to-source voltage has the effect of 
shortening the effective channel length. 
"In a short-channel MOSFET, the channel 
current is affected not only the the gate 
field but by the drain field . . . The results 
of this analysis clearly indicate that elec- 
trons are swept out into the bulk near the 
drain edge, which results in a shortening of 
the effective channel.  The computed quasi- 
Fermi potential distrubution (Figure 1) , 
furthermore, reveals that the drain field 
affects the chanfiel as far as 1 ym from the 
drain junction.  Such a drain field leads to 
poor cutoff characteristics of the device that 
are observed as the threshold voltage-, (VTH) 
changes with the drain voltage (V.J." 
Using experimental results, they proposed a model 
for the threshold voltage which is an extension of the 
classical gradual channel approximation.  The expres- 
sion is 
V„, = VDn + 2^ + J  /2eqqNR(|VRCJ + 2<Dp) 
(3) 
~i      [VD + 2(lVBsl + Vbi)j 
o 
H. Masuda et al, "Characteristics and Limitations 
of Scaled-Down MOSFET's Due to Two-Dimensional Field 
Effect," IEEE Transactions on Electron Devices (June 1979) 
981. 
where the variation of the drain coefficient, n, with 
channel length is given by 
-n 
n = no (x., NB) L 
A two-parameter least squares fit will be performed on 
this equation determining the values of VFB and n.  A 
plot will be made of n versus 1/   to check the accuracy 
of the prediction of threshold voltage dependence on 
channel length. 
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III.  The CFSIM Model 
The CFSIM model is a curve-fitting model and hence 
2 
the name (Curve-Fitting Short-channel IGFET model). 
The originator, W. Rosenzweig, calls it a "know-nothing" 
model. It attempts to describe experimentally observed 
characteristics with the simplest formulations possible, 
while maintaining accuracy. The formulas are extensions 
of the classical gradual channel approximation formulas. 
Thus, correspondence is maintained and the coefficients 
allow physical interpretation. 
He originally modeled the threshold voltage var- 
iation with bias as 
VT = VT0 + Kl (/lVBsl + 2*F " ^ + K2VDS   (4) 
where V n is the extrapolated threshold voltage at zero 
backgate bias and zero drain-to-source voltage.  A plot 
of V  versus /1 VBg | + 2$Y  -   /2<j>F with constant VDS 
yields a straight line once sufficient backgate bias is 
applied.  K, is the slope of this line.  The decrease of 
threshold voltage with increasing drain-to-source voltage 
is described by K-- 
This equation does not take into account the inter- 
action between backgate bias and drain voltage which is 
2 . •    • W. Rosenzweig, private communication. 
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not negligible for shorter channel length devices. For 
these devices, this interaction can lower the threshold 
as much as 200 mV. Hence, another term has been added. 
A new equation for threshold voltage is proposed: 
vT = vT0 + KX (/IVBSI + 2*p - m;) + K2V. DS 
+
 
K12VDS (/lVBsl + 2*F " /^F) (5) 
where the K-, ~ term simultaneously describes the decrease 
of K, with increasing VQq and the increase of |K_| with 
increasing |V_„|.  A four-parameter least squares fit 
will be performed on this equation determining the values 
of VTQ, K1# K2, and K12. 
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IV.  Toyabe and Asai's Model 
A model involving two-dimensional analysis is not 
appropriate when designing large scale integrated cir- 
cuits since it takes too much computer time to simulate 
a circuit.  Hence, Toyabe and Asai proposed an analyt- 
ically closed form expression for the threshold voltage. 
They utilized their calculations of surface potential 
based on two-dimensional analysis to help derive the 
model. 
Results from the two-dimensional analysis showed 
that a minimum surface potential, ^ . , is obtained 
near the middle of the channel at the threshold voltage. 
A plot of ip<,-i|; ■  versus distance along the channel c S nun J
(Figure 2b) reveals that there is an exponential behavior 
of the surface potential.  Thus, their expression for 
threshold voltage shows an exponential decrease of VT 
with decreasing channel length. 
They also calculated the potential behavior from 
the surface to the substrate at different locations 
along the channel (Figure 2c). 
"The potential distribution is a concave 
curve similar to the depletion layer poten- 
tial distribution in the middle of the 
- 12 - 
channel [curve (1)], while it is convex 
near the drain [curve (2)] when the drain 
voltage V  is larger than the gate voltage 
U   II -J       U V. 
Using these observations, Toyabe and Asai derived 
a closed form expression for V which they altered 
slightly with the aid of a two-dimensional analysis to 
improve the accuracy.  Their equation is 
ox 
VT  =  VFB  +   B<f)F  +  —  /2e   qND    (B^  +   | V. ox B BS 
x[l -   nQe o] (6) 
where 
B  = n        4-    kT 1 /2*F    +     |VBS^ -L'/C, c,   +   -    ,      In     yr )   -   c_e 3 1        2qcj)„ 2<J>„ 2 
e       W       -1/2 
T „        r , OX       O    ,        ' 1 =      W [C.        +       Cr-     -7—      ] 
o o       4 5   e„     t S       ox 
eox  /(V + vbi -  B0>F)(Vbi - B*F) 
B
*F   +    lVBS 
x[c6   /B4>p   +   |VBS|    +   c?] 
W     = 
o 
2es   <B«,p +   |VBS|) 
qN B 
T. Toyabe and S. Asai, "Analytical Models of Thresh- 
old Voltage and Breakdown Voltage of Short-Channel MOSFET's 
Derived from Two-Dimensional Analysis," IEEE Transactions 
on Electron Devices (April 1979):  434. 
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The constants c, through c7 are determined for the 
range of processing parameters and bias conditions that 
are of interest. 
Two simplifications will be made both of which enable 
a linear least squares fit to be performed on the equation. 
First, B will be set equal to 2.0.  The Brown factor, B, 
designates the strength of inversion.  For B=l the silicon 
surface is intrinsic indicating the onset of inversion. 
When the concentration of minority carriers at the sur- 
face is equal to the concentration of majority carriers 
in the bttlk, the surface is strongly inverted and B=2. 
Therefore, setting B=2 in equation (6) is a justifiable 
approximation.  The second simplification will be letting 
1  be independent of backgate bias.  The end result is 
that we should expect larger RMS deviations for shorter 
channel length devices.  With these assumptions, the 
equation may be written as 
t 
ox VT = VpB f 2*p + — /2£sqNB(2())F + | VBS | )  [ 1 - T,Q]   (7) 
ox 
where 
^ox /(VD + Vbi - 2V(Vbi - 2V 
00
 " 
£S 2*F+ IVBSI 
x[c8e  L /Xo /2((,F + |VBS| + c9e  LVlo] 
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Using these simplifications, a three-parameter least 
squares fit can be made, as opposed to an eight- 
parameter fit which can be cumbersome.  The parameters 
Cc8 = C8e~L /1Q' CC9 = C9e_L /1Q'   and VFB wil1 be 
determined.  A plot of In [C „ /2(J)„ + I V__ I  + C n] r c8    F   ' BS'     c9 
versus L" for different widths when V^,, equals -3.0 volts 
will be made along with a plot of In [C „ /2<J>„ +IV,,-1 
Co     r      DO 
+ C _] versus L" for varying backgate biases when 
W = 30.0 microns.  These plots will help determine if 
the channel length dependence is predicted accurately. 
- 15 - ( 
V.  Troutman and Fortino's Model 
Troutman and Fortino's model utilizes the concept 
of charge injection over a potential barrier.  With the 
aid of two-dimensional numerical simulations they came 
up with a simplified formula for threshold voltage which 
adequately describes the behavior of the potential 
barrier.  Their expression is 
VT = VTLC - a " 3VDS (8) 
where V_T„   is the long-channel threshold voltage.  They 
then express a and $ in terms of the proximity factor, 
Pr, and the penetration coefficient, Pe, to be discussed 
later.  By solving the one-dimensional Poisson equation 
they were able to write their equation as 
kT tox(qeSNB)1/2 
VT = VTLC " (]f  Pr + PSVDS)[1 + C[2<IVBSI + 2*F)l1/2]  <9> 
where Pe is directly proportional to j-,. 
In order to appreciate this expression, it is 
necessary to understand the behavior of the potential 
barrier. 
For long-channel devices when the drain-to-source 
voltage is zero (Figure 3a), the excess band-bending is 
constant along the channel except near the source and 
- 16 - 
drain where it increases due to the built-in voltage 
of the junctions.  If there is an increase in V 
(Figure 3b) the potential near the middle of the 
channel remains the same and hence the current flow 
is not altered. 
For short-channel devices, Troutman and Fortino 
considered two separate effects.  In the first case, 
when Vnc, equals zero the potential has a minimum value 
at one point in the middle of the channel (Figure 3c). 
This minimum value corresponds to the minimum value 
in the long-channel case.  As VD  increases (Figure 3d) 
this potential minimum increases and moves closer to 
the source.  This is due to the merging of the source 
and drain depletion regions (the penetration effect). 
Due to the increase of the potential minimum, an appli- 
cation of a drain-to-source voltage increases the current 
flow in the channel. 
In the second case, due to the proximity of the 
junctions, the source and drain depletion regions have 
already merged for V „ equal to zero (Figure 3e).  Hence, 
the potential minimum located in the middle of the channel 
is larger than for the long-channel case (the proximity 
effect).  In order to correct for this the substrate bias 
has to be made more negative.  An application of a 
drain-to-source voltage (Figure 3f) again increases the 
potential minimum and moves it closer to the source. 
- 17 - 
Referring to Equation (9), the penetration and 
proximity effects are described by the terms involving 
Pe and Pr, respectively.  The multiplicative term 
describes the amount of band-bending defined to be 
the threshold voltage. 
The classical expression for V   is 
t 
ox 
VTLC   =   VFB   +   2*F   +   F^   /2V^B~   ^ I VBSI    +   2V (10) 
ox 
Hence the equation for the threshold voltage becomes 
^x VT - VpB + 2*p + _ /2^qN^ [/|VBS| + 2^] 
ox (11) 
<^   p  + p v  wi . fcox (q£SNB)1/2    w, , 
- (-Pr + PeVDS)[l + _nra_p_V]i/2 ] 
A three-parameter least squares fit will be performed on 
this equation.  vpR' Pr' anc^ Pe will be determined and an 
RMS deviation returned.  Choosing the flatband voltage as 
a parameter will improve the fit and will also be a check 
to see if it lies within a reasonable range.  Pe will then 
be plotted versus =-^to see if the channel length depen- 
dence is predicted accurately. 
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VI•      Investigational   Procedure 
A. Equipment Used 
For this investigation a computer program was 
written for the Keithley System 2/LPT System.  On this 
system a computer program can make and break circuit 
connections, force currents and voltages, take measure- 
ments, perform calculations on the measurements, provide 
operator interaction if desired, and print out the 
results on a line printer. 
The system includes a PDP-11/03TM microcomputer 
made by DEC, three voltage sources, a current source, a 
voltmeter, a picoammeter, and a capacitance meter which 
can be connected to a device via a full Kelvin relay 
matrix.  The programs are entered from a terminal and 
stored on floppy discs.  The program written for this 
investigation enabled the Keithley to take all the 
measurements on one device and determine the model 
parameters for all four models in less than five minutes. 
B. The Circuit Wiring 
The circuit wiring used to obtain the gate voltage 
for a predetermined current level in shown in Figure 4. 
With a specified drain voltage and backgate bias, the 
threshold current is forced and the gate voltage adjusted 
until the voltmeter reads a negligible value.  The 
threshold voltage is, by definition, the final gate 
voltage. 
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C.   Determination of the Gate Oxide Thickness 
To determine the active gate oxide thickness a 
large capacitor (325 x 355 microns) located near the 
chip of interest was probed and connected to a Boonton 
capacitance meter.  The meter can be accessed through 
the matrix of the Keithley system.  Minus ten volts 
is applied to the polysilicon electrode to assure that 
the capacitor is biased into accumulation.  Under this 
condition a capacitance measurement corresponds to the 
oxide capacitance.  The measured capacitance was used 
to determine the oxide thickness: 
e k  AREA 
'ox = -TT5— <12> meas 
A gate oxide thickness of 556A was thus determined. 
D.   Determination of the Substrate Doping 
To determine the substrate doping a large square 
transistor (200 x 200 microns) located near the chip 
of interest was probed.  Using 0.2 volts on the drain, 
the threshold voltage was measured for three different 
values of backgate bias (-3.0, -6.0, and -9.0 volts). 
A plot of V versus /|VBS| + 2<J>F - /2(j>F yields a straight 
line, according to equation (10), once sufficient back- 
gate bias is applied.  The slope of this line is related 
to the substrate doping by the classical long-channel 
equation: 
- 20 - 
"xr 
(SLOPE) e    _   , 
NB= [ _-2S]2   1 (13) 
ox S^- 
A linear least squares fit on the three points gave a 
1/2 
slope of .423 V '      with an RMS deviation of 1.4 mV.  The 
substrate doping was calculated to be 2.14 x 10  /cm 
o 
using the oxide thickness of 5 56A found previously. 
E. Determination of the Electrical Channel Length 
In order to determine the electrical channel 
length, L', the gain of a large square device (50 x 50 
microns) was found.  To determine the gain of a device the 
following procedure was used.  With 0.1 volts applied to 
the drain and -3.0 volts backgate bias, the Inc versus 
V s curve was generated.  The maximum slope of this 
curve divided by the drain-to-source voltage is the 
gain of the device, 3, according to equation (1).  After 
the gain of the large square device was found the gain of 
a wide device (30 microns) with the channel length of 
interest was found using the same procedure.  Since 
W' 3 = 3r-] 7--, L  can be determined assuming the coded 
channel width is equal to the electrical channel width 
which is a good approximation for wide devices. 
F. Method of Measurement and Analysis 
The purpose of this investigation is to determine 
which of the four models is most accurate over a realis- 
tic range of biases and device dimensions.  Therefore, 
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forty different devices located on the same chip were 
probed.  Their coded channel lengths were 2.0, 2.25, 
2.5, 2.75, 3.0, 4.0, 5.0, 6.0, 7.0 and 8.0 microns in 
combination with coded widths of 2.0, 5.0, 10.0, and 
30.0 microns.  These coded dimensions yielded electrical 
channel lengths of 1.27, 1.50, 1.77, 2.00, 2.11, 3.34, 
4.33, 5.33, 6.53, and 7.53 microns and electrical channel 
widths of 1.97, 4.85, 9.37, and 29.46 microns.  The 
junction depth was 0.3 microns.  For each device 25 
threshold voltages were measured for 25 different combin- 
ations of biases.  The values of backgate bias used were 
-2.0, -3.75, -5.5, -7.25, and -9.0 volts in combination 
with drain-to-source voltages of 0.2, 1.0, 3.0, 5.0, and 
7.0 volts.  This range of biases is sufficient to describe 
the possible biases a transistor could undergo in the 
normal operation of 5V dynamic RAMs. 
For each device an n-parameter least squares fit 
was performed to determine the coefficients and RMS 
(root means square) deviation of each model.  The RMS 
deviation is defined as 
RMS = 
2 £ (measured values - calculated values) 
number of points 
It is a measure of how well the calculated values corre- 
spond to the experimental points.  The same set of data 
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points was used for the four models.  The results are 
analyzed as follows.  To determine the ability of each 
model to predict threshold with bias, the four "corner" 
transistors (L = 2,8 and W = 2,30 combinations) are 
examined in detail.  This is done in Section VII.  The 
length and width variation of the model coefficients are 
then examined in Section VIII.  The overall accuracy 
based on the RMS deviations between calculated and 
measured values for all 40 transistors and the four 
models are discussed in the concluding Section IX. 
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VII. Variation with Bias 
To determine which of the four models predicts most 
accurately the threshold variation with bias and device 
dimensions let's first consider how the models predict 
the threshold variation with bias.  To do this let's 
consider the following four devices: 
(1) A wide long-channel device (W = 30, L = 8), 
(2) A narrow long-channel device (W = 2, L = 8), 
(3) A wide short-channel device (W = 30, L = 2), and 
(4) A narrow short-channel device (W = 2, L = 2). 
For the wide long-channel device, Figure 5 is a 
plot of V versus /2cf)  + |V  | - /2<J>  for a drain-to- 
source voltage of 3 volts.  The plots are similar for 
different values of drain-to-source voltage.  For this 
device, each model predicts accurately the threshold 
voltage with less than a 5 mV RMS deviation.  This is 
to be expected.  For long-channel devices, the effect 
of drain-to-source voltage is negligible and, hence, 
in each model the terms involving V „ tend toward 
zero.  In other words, n in Masuda's model, K_ and K,~ 
in the CFSIM model, [Ccg/2c|>F + |V  | + Cc9] in Toyabe' s 
model, and Pe in Troutman's model all go to zero. 
Figure 6 is a similar plot for the narrow long- 
channel deivce where V „ is equal to 0.2 volts. The 
CFSIM model fits well with an RMS deviation of 7 mV. 
This is due to the fact that the parameters which govern 
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the drain-to-source dependence are width independent as 
they should be. In other words, K_ and K, ~ tend toward 
zero for long-channel devices independent of the width. 
Eta in Masuda's model and [C Q /2d>„ + I V__ 1 + C n]   in c8   YF   ' BS'    c9 
Toyabe's model are both width dependent resulting in RMS 
deviations of 7 6 and 75 mV, respectively.  In Troutman's 
model Pe is width independent, however, Pr is width 
dependent resulting in a deviation from the long-channel 
case of 37 mV. 
For the wide short-channel case (i.e. W = 30, L = 2) 
Figures 7 through 10 are the plots of V  versus 
/2<J>  + |V s| - /2<f>F at different values of V  for 
Masuda's model, the CFSIM model, Toyabe's model, and 
Troutman's model, respectively.  From these plots as well 
as those for the narrow short-channel device (i.e. W = 2, 
L = 2) in Figures 11 through 14 we can closely examine 
the behavior of the models as a function of bias.  For 
all of the models the threshold voltage increases with 
backgate bias and decreases with drain-to-source voltage 
as it should. 
The data shows an interdependence of V_,„ and V„._. 
I30 Do 
The threshold voltage is more sensitive to V  at higher 
values of |VR„| and is less sensitive to V  at higher 
values of V c.  The CFSIM model predicts this and so 
does Toyabe's model; however, Toyabe's model overempha- 
sizes this interdependence.  Troutman's model predicts 
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the interdependence in the wrong direction and Masuda's 
model shows no interdependence at all as can be seen 
from the equations.  Therefore, data patterning results 
especially for short-channel devices where the inter- 
dependence predominates.  This can lead to large RMS 
deviations.  For the wide short-channel case the RMS 
deviations were 12 8, 15, 41, and 2 7 mV for Masuda's 
model, the CFSIM model, Toyabe's model, and Troutman's 
model, respectively while for the narrow short-channel 
case the deviations were 134, 17, 16, and 25 mV, 
respectively. 
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VIII.     Variations  with  L"   and  W 
A. Masuda's Model 
For Masuda's model Figure 15 is a plot of V^^ 
r B 
versus 1/ for various widths.  The values of the flat- 
band voltage fall within a reasonable range; however, it 
was expected that it would be independent of device dimen- 
sions.  The plot shows that the flatband voltage decreases 
for short-channel devices and increases for narrow-width 
devices.  Understanding these variations is beyond the 
scope of this investigation. 
Masuda's model indicates that n is channel length 
dependent and varies as L  .  Figure 16 is a plot of n 
versus L   where n equals 1.5.  It is apparent that the 
model accurately describes the channel length dependence. 
B. The CFSIM Model 
Figures 17 through 20 are plots of K,, K„ , K,„, 
and V _, respectively, versus 1/ for various widths for 
the CFSIM model.  All of the parameters are channel length 
dependent and only K-, exhibits significant width depen- 
dence.  For the wide devices in the long-channel limit 
/2qesNB 1/2 
K, should approach  -^  which equals .4 24 V   -  It 
ox 
does approach this limit. 
For the CFSIM model the flatband voltage can be 
expressed as 
VFB = VT0 ~ 2*F   ~   /2lpF (Kx + K12VDS)      (14) 
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At zero drain-to-source voltage it becomes 
VFB0 = VT0 - 2*F - H™*Y <15) 
A plot of V„B0 versus L' for the various widths is shown 
in Figure 21.  The flatband voltages take on reasonable 
values.  However, its dependence on device dimensions is 
again a subject for further study beyond the present 
scope.  For this model it appears that the flatband vol- 
tage decreases with decreasing channel width. 
C.   Toyabe's Model 
For Toyabe's model, Figure 22 is a plot of V^^ 
r B 
versus 1/ for the different channel widths.  The values 
fall within a reasonable range; however, for the narrow 
devices the values are significantly higher.  It is 
apparent that the flatband voltage varies with channel 
length and width as it does in Masuda's model. 
The simplified model predicts an exponential channel 
length dependence for [C g /2<J>F + | VBS | + C „J .  There- 
fore, In [C „ /2<j>f + 3.0 + C „] is plotted against L' 
in Figure 23 for various widths.  This plot shows that 
deviations from a straight line fit occur for narrow 
devices.  Had the model without simplification been 
used it would not significantly correct the deviations 
shown for the narrow long-channel devices. 
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Figure 24 is a plot of In [Cc8 /2<j>r + |VBS| + Cc9] 
versus L" for three different values of backgate bias 
for the 30 micron wide devices.  This shows that the 
effect of backgate bias is to shift and slightly dis- 
place the "straight lines". 
D.  Troutman's Model 
Figure 25 is a plot of V_n versus L" for different 
r hi 
widths for Troutman's model.  As for Masuda's and 
Toyabe's model the flatband voltage decreases for 
short-channel devices and increases for narrow-width 
devices.  The flatband voltage is much too positive for 
the narrow long-channel devices and loses its physical 
significance. 
Figure 26 is a plot of Pr versus L" and Figure 27 
is a plot of Pe versus =-^.  The channel length dependence 
of Pe is accurately described.  Allowing the flatband 
voltage to vary causes Pr to be channel length dependent. 
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IX.  Summary - The Best Model 
Figures 2 8 through 31 are the RMS deviations versus 
L for the different channel widths for Masuda's model, 
the CFSIM model, Toyabe's model, and Troutman's model, 
respectively.  It is apparent from these plots that the 
CFSIM model is the best model as well as the simplest 
formulation and should be used to model NMOS transis- 
tors.  In addition to having low RMS deviations this 
model also fits well for narrow long-channel devices 
unlike the other models.  Although it is not an alto- 
gether physical model, reasonable interpretation of the 
coefficients lead to reasonable flatband voltages and 
substrate doping.  Curve-fitting models are attractive 
because messy equations do not have to be solved and it's 
relatively easy to describe or improve the models. 
It might be argued that the CFSIM model describes 
the threshold voltage most accurately since a four- 
parameter least squares fit was used for this model, a 
three-parameter fit for Toyabe's and Troutman's models, 
and a two-parameter fit for Masuda's model.  This is a 
result of how "physical" each model is represented to 
be.  A totally physical model would have no adjustable 
parameters.  Let it be noted, however, if in each of 
the models V„n were to have been constrained to a 
reasonable "physical" value, the CFSIM model would still 
have provided the best fit. 
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If the flatband voltage is indeed independent of 
device dimensions, then the parameter V.-,^ in each of 
the models should be redefined.  However, it is con- 
ceivable that the flatband voltage can depend on device 
dimensions especially for the short-channel or narrow- 
width devices. 
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